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ABSTRACT 
External devices such as modems and other computers need to communicate 
serially. In order to provide this communication, a universal asynchronous receiver-
transmitter (UARn can provide an asynchronous serial data communication with I/O 
outputs devices such as keyboard, mouse or keypad. It can transmit serial data on over 
it's transmit line (TxD) and receive serial data over it's receive line (RxD). This project 
describes a universal asynchronous receiver-transmitter (UART) design. It is design 
from Very High Speed Integrated Circuit Hardware Description Language (VHDL) 
description, and then to Field Programmable Gate Array (FPGA) implementation. 
VHDL is used to provide a simple way of design entry through behavioral description. 
This project covers VHDL integration issue involved in the flow from high-level 
description to a fully simulated and synthesized. FPGA University Program Educational 
Board (UP2) is used to achieve fast prototype build and logic circuit verification. Then 
analysis the features of other existing UART technology design. 
VI 
ABSTRAK 
Alatan luaran seperti modem dan komputer lain memerlukan komunikasi secara 
sesiri. Untuk menyediakan komunikasi sebegini, Penerima- Penghantar Tak Segerak 
Umum (UART) boleh menyediakan komunikasi tak segerak secara sesiri dengan 
keluaran I/O peralatan seperti papan kekunci, tetikus dan kekunci kecil. Ia boleh 
menghantar data sesiri melalui talian hantar (TxD) dan menerima data sesiri melalui 
talian terima (RxD). Projek ini menghuraikan rekabentuk Penerima- Penghantar Tak 
Segerak Umum (UART). Ia direkabentuk menggunakan bahasa Very High Speed 
Integrated Circuit Hardware Description Language (VHDL) dan kemudian 
diirnplementasi ke Field Programmable Gate Array (FPGA). VHDL digunakan bagi 
menyediakanjalan mudah untuk masukan rekabentuk melalui huraian kelakuan. Projek 
ini merangkumi integrasi VHDL merangkumi pergerakan daripada tahap huraian tinggi 
kepada sirnulasi penuh dan sintesis. FPGA University Program Educational Board 
(UP2) digunakan untuk mendapatkan binaan prototaip cepat dan pengesahan litar logik. 
Kemudian membuat analisis tentang ciri-ciri rekabentuk teknologi UART lain yang 
sediaada. 
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CHAPTER} 
INTRODUCTION 
1.1 Foreword 
This chapter will discuss about the background, purpose, objectives, and the scope of 
the project. 
1.2 Problem Statement 
Quick tum prototyping for logic Ies is critical for system development and 
meeting critical market demands. Nowadays a designer must choose either to 
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implement logic either in ASIC or FPGA technology. FPGA is good for design Turn-
Around-Time (TAT) and flexibility for FPGA. FPGA provide a good solution for fast 
prototyping and flexible IC solution to develop a product and, hence, a system quickly. 
FPGA offer an advantage of a low cost for a low volume production and can be 
reprogrammable. 
Implementation with FPGA accomplished through VHDL synthesis into RTL or 
gate level representation. Coding in VHDL is simple and easily understood, both for 
prototype build, future upgrade and modification. The logic and code are also easily 
verified and fixes is fast, and the result can be simulate instantly. It enables a standard 
design practice for digital circuit in industry. It also provides a simple way to test out 
and modifY code design. It able to analyze the code and perform optimization. 
Another problem is about serial communication. Bits have to be moved from 
one place to another using wires or some other medium. Over many miles, the expense 
of the wires becomes large. To reduce the expense oflong communication links 
carrying several bits in parallel, data bits are sent sequentially, one after another. So the 
alternative is by using UART to convert the transmitted bits from sequential to parallel 
from at each end of the link. Universal Asynchronous Receiver-Transmitter is known, 
as UART is a piece of computer hardware that translates between parallel bits of data 
and serial bits. UART acts as the interface between an 110 bus and a serial device. It 
controls a computer's interface to its attached serial device such as a mouse or modem, 
which communicates with a computer one bit at a time. So this project approached a 
UART design using VHDL to implement into FPGA. 
.' 
1.3 Objectives 
The objectives of this project are: 
1. To design a serial asynchronous receiver and transmitter that enahles 
communication with standard I/O serial devices such as mouse, modem 
or keyboard. 
11. To design a UART that can be prototyping with an FPGA, then testing 
and debugging the FPGA prototype in-system. 
Ill. To analyze the features ofUART technology and make comparison with 
other existing UART technologies. 
1.4 Scope Project 
The scope of the project is as followed: 
I. To design a UART by using VHSIC hardware description language 
(VHDL) in Altera MAX+PLUSII environment. 
4 
ii. To synthesize the VHDL code of design, obtain the RTL or gate level 
representation that is able to download into FPGA device. 
iii. To simulate the UART using VHDL language to verify the code 
functions properly under Altera MAX+PLUSII environment. 
iv. To implement the asynchronous receiver-transmitter in University 
Program Educational Board (UP2) to achieve fast prototyping and design 
verification. 
5 
CHAPTER II 
LITERATURE REVIEW 
2.1 INTRODUCTION 
This chapter provides a brief review of existing Universal Asynchronous 
Receiver-Transmitter (DART) Design and FPGA Architecture. By reviewing relevant 
UART design and FPGA architecture will allows achieving better insight of the need of 
the new design and critically prepare for the ideas and their implication presented in the 
following chapters. 
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2.2 UNIVERSAL ASYNCHRONOUS RECEIVER-TRANSMITTER DESIGN 
The word "asynchronous" indicates that UART recover character timing 
information from the data stream, using designated "start" and "stop" bits to indicate the 
framing of each character. The history of the first UART -like devices was rotating 
mechanical commutators. These sent 5-bit codes for mechanical teletypewriters, and 
replaced morse code. Later, ASCII required a seven-bit code. When IBM rationalized 
computers in the early 1960s with 8-bit characters, it became customary to store the 
ASCII code in 8 bits. An example of an early 1980s UART was the National 
Semiconductor 8250. In the 1990s, newer UART were developed with on-chip buffers. 
This allowed higher transmission speed without data loss and without requiring such 
frequent attention from the computer. For example, the National Semiconductor 16550 
has a 16 byte FIFO. Variants include the 16C550, 16C650, 16C750, and 16C850. 
Depending on the manufacturer, different terms are used to identify devices that 
perform the UART functions. Intel called their 8251 device a "Programmable 
Communication Interface". The term "Serial Communications Interface" (SCI) was first 
used at Motorola around 1975 to refer to their start-stop asynchronous serial interface 
device, which others were calling a UART. The less-common 5, 6 and 7 bit codes are 
now sometimes simulated with 8-bit UART. The unused high-order bits are set to 1, the 
value ofthe stop bit and idle line. This technique cannot send or receive at full speed, 
but provides some level of compatibility for older equipment. 
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2.2.1 New IC Caps Two Decades ofUART Development by MAXIM 
Maxim has introduced a tiny universal asynchronous receiver/transmitter 
(UART) that is compatible with the miniature electronic components in today's portable 
products. Compared with well-established UART already on the market, the new 
MAX3100 offers numerous advantages such as lower cost, higher speed (to 230kbaud), 
lower power and lower voltage operation «3V), and special features that include IrDA 
timing for IR communications with other serial infrared (SIR)-compatible devices, or 
for reducing power in opto-isolated applications and a FIFO buffer to relieve the 
processing burden in small systems. It also includes Schmitt-trigger inputs and high 
output drive, for direct optocoupler interface in isolated systems. 
In converting these requirements to silicon, Maxim has produced a tiny, full-
featured UART called the MAX31 00. To help minimize size and pin count, it features a 
synchronous serial peripheral interface (SPI) for communications. A serial interface for 
a serial-interface IC may sound paradoxical, but it enables a complete, full-featured 
UART to fit in the footprint of an SO-8 package (the actual package is a 16-pin QSOP). 
Many /lCS include the serial interface built into the MAX31 00. Thus, the MAX31 00 
enables high-performance communications for most systems-without major trade-offs 
in size, cost, and power, and without the additional trade-offs associated with software 
UART. 
The MAX31 00 UART feature provides an interface between the synchronous 
serial-data port ofa /lP (compatible with SPJTM, QSPJTM, and Microwire™ standards), 
and an asynchronous serial-data communications port such as RS-232, RS-485, or 
IrDA. For a brief description of SPI, see the sidebar to this article, "Serial Peripheral 
Interfaces. " 
